target/arm: Clear CONTROL_S.SFPA in SG insn if FPU present

If the floating point extension is present, then the SG instruction
must clear the CONTROL_S.SFPA bit. Implement this.

(On a no-FPU system the bit will always be zero, so we don't need
to make the clearing of the bit conditional on ARM_FEATURE_VFP.)

Backports commit 1702071302934af77a072b7ee7c5eadc45b37573 from qemu
This commit is contained in:
Peter Maydell 2019-04-30 10:20:44 -04:00 committed by Lioncash
parent 89baa5cffa
commit c0cebeb5b5
No known key found for this signature in database
GPG Key ID: 4E3C3CC1031BA9C7

View File

@ -8623,6 +8623,7 @@ static bool v7m_handle_execute_nsc(ARMCPU *cpu)
qemu_log_mask(CPU_LOG_INT, "...really an SG instruction at 0x%08" PRIx32
", executing it\n", env->regs[15]);
env->regs[14] &= ~1;
env->v7m.control[M_REG_S] &= ~R_V7M_CONTROL_SFPA_MASK;
switch_v7m_security_state(env, true);
xpsr_write(env, 0, XPSR_IT);
env->regs[15] += 4;