mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-10-21 00:18:22 +02:00
7271ebf96d
The ARMv8.3-CCIDX extension makes the CCSIDR_EL1 system ID registers have a format that uses the full 64 bit width of the register, and adds a new CCSIDR2 register so AArch32 can get at the high 32 bits. QEMU doesn't implement caches, so we just treat these ID registers as opaque values that are set to the correct constant values for each CPU. The only thing we need to do is allow 64-bit values in our cssidr[] array and provide the CCSIDR2 accessors. We don't set the CCIDX field in our 'max' CPU because the CCSIDR constant values we use are the same as the ones used by the Cortex-A57 and they are in the old 32-bit format. This means that the extra regdef added here is unused currently, but it means that whenever in the future we add a CPU that does need the new 64-bit format it will just work when we set the cssidr values and the ID registers for it. Backports commit 957e615503bd0de22393fd8dbcb22a5064fd2b5c from qemu |
||
|---|---|---|
| .. | ||
| a32-uncond.decode | ||
| a32.decode | ||
| arm_ldst.h | ||
| arm-powerctl.c | ||
| arm-powerctl.h | ||
| cpu64.c | ||
| cpu-param.h | ||
| cpu-qom.h | ||
| cpu.c | ||
| cpu.h | ||
| crypto_helper.c | ||
| debug_helper.c | ||
| helper-a64.c | ||
| helper-a64.h | ||
| helper-sve.h | ||
| helper.c | ||
| helper.h | ||
| internals.h | ||
| iwmmxt_helper.c | ||
| kvm-consts.h | ||
| m_helper.c | ||
| Makefile.objs | ||
| neon_helper.c | ||
| op_addsub.h | ||
| op_helper.c | ||
| pauth_helper.c | ||
| psci.c | ||
| sve_helper.c | ||
| sve.decode | ||
| t16.decode | ||
| t32.decode | ||
| tlb_helper.c | ||
| translate-a64.c | ||
| translate-a64.h | ||
| translate-sve.c | ||
| translate-vfp.inc.c | ||
| translate.c | ||
| translate.h | ||
| unicorn_aarch64.c | ||
| unicorn_arm.c | ||
| unicorn.h | ||
| vec_helper.c | ||
| vfp_helper.c | ||
| vfp-uncond.decode | ||
| vfp.decode | ||