yuzu-emu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2024-10-20 01:38:17 +02:00
Code Issues Packages Projects Releases Wiki Activity
5e14b33c65
unicorn/qemu
History
Peter Maydell 5e14b33c65
target/arm: Make MPU_RBAR, MPU_RLAR banked for v8M 
Make the MPU registers MPU_MAIR0 and MPU_MAIR1 banked if v8M security
extensions are enabled.

We can freely add more items to vmstate_m_security without
breaking migration compatibility, because no CPU currently
has the ARM_FEATURE_M_SECURITY bit enabled and so this
subsection is not yet used by anything.

Backports commit 62c58ee0b24eafb44c06402fe059fbd7972eb409 from qemu
2018-03-04 21:04:41 -05:00
..
accel target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
crypto
default-configs
docs
fpu softfloat: define floatx80_round() 2018-03-03 20:57:27 -05:00
hw
include tcg: Add generic translation framework 2018-03-04 14:31:16 -05:00
qapi qapi: add explicit null to string input and output visitors 2018-03-03 20:32:50 -05:00
qobject qnum: add uint type 2018-03-03 18:37:56 -05:00
qom cpu: cpu_by_arch_id() helper 2018-03-04 12:16:39 -05:00
scripts scripts: use build_ prefix for string not piped through cgen() 2018-03-03 22:11:28 -05:00
target target/arm: Make MPU_RBAR, MPU_RLAR banked for v8M 2018-03-04 21:04:41 -05:00
tcg tcg/s390: Use slbgr for setcond le and leu 2018-03-04 13:48:42 -05:00
util util/cacheinfo: Add missing include for ppc linux 2018-03-03 23:05:44 -05:00
aarch64.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
aarch64eb.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
accel.c
arm.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
armeb.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
atomic_template.h
CODING_STYLE
configure build: add -Wexpansion-to-defined 2018-03-03 22:12:31 -05:00
COPYING import 2015-08-21 15:04:50 +08:00
COPYING.LIB
cpu-exec-common.c
cpu-exec.c tcg: Introduce goto_ptr opcode and tcg_gen_lookup_and_goto_ptr 2018-03-02 21:05:18 -05:00
cpus.c
cputlb.c cputlb: Support generating CPU exceptions on memory transaction failures 2018-03-04 13:14:50 -05:00
exec.c memory: Open code FlatView rendering 2018-03-04 02:06:48 -05:00
gen_all_header.sh
glib_compat.c
HACKING
header_gen.py target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
ioport.c
LICENSE
m68k.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
Makefile Makefile: Add a FORCE target 2018-02-24 17:03:51 -05:00
Makefile.objs
Makefile.target tcg: Add generic translation framework 2018-03-04 14:31:16 -05:00
memory_ldst.inc.c
memory_mapping.c include/qemu/osdep.h: Don't include qapi/error.h 2018-02-21 23:08:18 -05:00
memory.c memory: Move FlatView allocation to a helper 2018-03-04 02:08:37 -05:00
mips64.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
mips64el.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
mips.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
mipsel.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
powerpc.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
qapi-schema.json qapi: Update scripts to commit 01b2ffcedd94ad7b42bc870e4c6936c87ad03429 2018-03-03 18:32:12 -05:00
qemu-timer.c
rules.mak
softmmu_template.h cputlb: Support generating CPU exceptions on memory transaction failures 2018-03-04 13:14:50 -05:00
sparc64.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
sparc.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00
tcg-runtime.c
translate-all.c tcg: Pass generic CPUState to gen_intermediate_code() 2018-03-03 23:34:18 -05:00
translate-all.h
translate-common.c
unicorn_common.h
VERSION
vl.c
vl.h
x86_64.h target/arm: [tcg] Port to generic translation framework 2018-03-04 20:28:06 -05:00