Richard Henderson 7c799d29db target/arm: Set MVFR0.FPSP for ARMv5 cpus ... We are going to convert FEATURE tests to ISAR tests, so FPSP needs to be set for these cpus, like we have already for FPDP. Backports commit 9eb4f58918a851fb46895fd9b7ce579afeac9d02 from qemu		2020-03-21 19:41:18 -04:00
..
arm	target/arm: Set MVFR0.FPSP for ARMv5 cpus	2020-03-21 19:41:18 -04:00
i386	target/i386: Add the 'model-id' for Skylake -v3 CPU models	2020-03-21 12:27:24 -04:00
m68k	m68k: Fix regression causing Single-Step via GDB/RSP to not single step	2020-03-21 12:15:08 -04:00
mips	target/arm: fix TCG leak for fcvt half->double	2020-03-21 13:14:47 -04:00
riscv	target/riscv: update mstatus.SD when FS is set dirty	2020-03-21 12:22:56 -04:00
sparc	target/sparc: sun4u Invert Endian TTE bit	2020-01-07 19:21:30 -05:00