Tony Nguyen a95927de1d cputlb: Byte swap memory transaction attribute ... Notice new attribute, byte swap, and force the transaction through the memory slow path. Required by architectures that can invert endianness of memory transaction, e.g. SPARC64 has the Invert Endian TTE bit. Backports commit a26fc6f5152b47f1d7ed928f9c9d462d01ff1624 from qemu		2020-01-07 19:15:33 -05:00
..
atomic_template.h	atomic_template: fix indentation in GEN_ATOMIC_HELPER	2019-11-28 02:38:07 -05:00
cpu-exec-common.c	tcg: Fix LGPL version number	2019-02-03 17:55:28 -05:00
cpu-exec.c	cpu: Move icount_decr to CPUNegativeOffsetState	2019-06-13 15:34:28 -04:00
cputlb.c	cputlb: Byte swap memory transaction attribute	2020-01-07 19:15:33 -05:00
Makefile.objs	tcg: move tcg backend files into accel/tcg/	2018-03-13 11:48:15 -04:00
tcg-runtime-gvec.c	tcg: Fix typos in helper_gvec_sar{8,32,64}v	2019-06-13 16:09:16 -04:00
tcg-runtime.c	cpu: Replace ENV_GET_CPU with env_cpu	2019-06-12 11:16:16 -04:00
tcg-runtime.h	tcg: Add support for vector bitwise select	2019-05-24 18:15:10 -04:00
translate-all.c	cpu: Move icount_decr to CPUNegativeOffsetState	2019-06-13 15:34:28 -04:00
translate-all.h	tcg: Synchronize with qemu	2019-04-26 09:32:20 -04:00
translate-common.c	tcg: Fix LGPL version number	2019-02-03 17:55:28 -05:00
translator.c	tcg: Hoist max_insns computation to tb_gen_code	2019-04-30 09:49:57 -04:00