Jeff Kubascik c9aadd696f target/arm: Return correct IL bit in merge_syn_data_abort ... The IL bit is set for 32-bit instructions, thus passing false with the is_16bit parameter to syn_data_abort_with_iss() makes a syn mask that always has the IL bit set. Pass is_16bit as true to make the initial syn mask have IL=0, so that the final IL value comes from or'ing template_syn. Cc: qemu-stable@nongnu.org Fixes: aaa1f954d4ca ("target-arm: A64: Create Instruction Syndromes for Data Aborts") Backports commit 30d544839e278dc76017b9a42990c41e84a34377 from qemu		2020-03-21 12:08:05 -04:00
..
a32-uncond.decode	target/arm: Convert Unallocated memory hint	2019-11-28 02:47:41 -05:00
a32.decode	target/arm: Convert SVC	2019-11-28 02:46:55 -05:00
arm_ldst.h
arm-powerctl.c	arm/arm-powerctl: set NSACR.{CP11, CP10} bits in arm_set_cpu_on()	2020-01-07 18:10:29 -05:00
arm-powerctl.h
cpu64.c	target/arm: Add support for DC CVAP & DC CVADP ins	2020-01-14 07:47:48 -05:00
cpu-param.h
cpu-qom.h
cpu.c	target/arm: Add support for cortex-m7 CPU	2020-01-07 17:52:27 -05:00
cpu.h	target/arm: ensure we use current exception state after SCR update	2020-01-14 07:51:10 -05:00
crypto_helper.c
debug_helper.c	target/arm: Move debug routines to debug_helper.c	2019-08-08 17:46:56 -04:00
helper-a64.c
helper-a64.h
helper-sve.h
helper.c	target/arm: only update pc after semihosting completes	2020-01-14 08:28:25 -05:00
helper.h	target/arm: Handle trapping to EL2 of AArch32 VMRS instructions	2020-01-07 18:04:16 -05:00
internals.h	target/arm: Declare some M-profile functions publicly	2019-08-08 15:37:01 -04:00
iwmmxt_helper.c
kvm-consts.h
m_helper.c	target/arm: only update pc after semihosting completes	2020-01-14 08:28:25 -05:00
Makefile.objs	target/arm: Add skeleton for T16 decodetree	2019-11-28 02:50:27 -05:00
neon_helper.c
op_addsub.h
op_helper.c	target/arm: adjust program counter for wfi exception in AArch32	2020-03-21 12:07:11 -04:00
pauth_helper.c
psci.c
sve_helper.c
sve.decode
t16.decode	target/arm: Convert T16, long branches	2019-11-28 02:53:54 -05:00
t32.decode	target/arm: Convert TT	2019-11-28 02:48:06 -05:00
tlb_helper.c	target/arm: Return correct IL bit in merge_syn_data_abort	2020-03-21 12:08:05 -04:00
translate-a64.c	arm/translate-a64: fix uninitialized variable warning	2020-01-14 08:46:42 -05:00
translate-a64.h	tcg: TCGMemOp is now accelerator independent MemOp	2019-11-28 03:01:12 -05:00
translate-sve.c	tcg: TCGMemOp is now accelerator independent MemOp	2019-11-28 03:01:12 -05:00
translate-vfp.inc.c	target/arm: Handle trapping to EL2 of AArch32 VMRS instructions	2020-01-07 18:04:16 -05:00
translate.c	target/arm: Fix sign-extension for SMLAL*	2020-03-21 11:34:43 -04:00
translate.h	target/arm: Handle AArch32 CP15 trapping via HSTR_EL2	2020-01-07 18:07:21 -05:00
unicorn_aarch64.c
unicorn_arm.c	Add implementation of access to the ARM SPSR register. (#1178)	2020-01-14 09:57:55 -05:00
unicorn.h
vec_helper.c
vfp_helper.c	target/arm: Handle trapping to EL2 of AArch32 VMRS instructions	2020-01-07 18:04:16 -05:00
vfp-uncond.decode
vfp.decode	target/arm: Use vfp_expand_imm() for AArch32 VFP VMOV_imm	2019-06-25 18:20:19 -05:00