mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-10-19 21:48:23 +02:00
146 lines
3.6 KiB
C
146 lines
3.6 KiB
C
/* Unicorn Emulator Engine */
|
|
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2015 */
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "cpu.h"
|
|
#include "hw/boards.h"
|
|
#include "hw/mips/mips.h"
|
|
#include "sysemu/cpus.h"
|
|
#include "unicorn.h"
|
|
#include "unicorn_common.h"
|
|
#include "uc_priv.h"
|
|
|
|
#ifdef TARGET_MIPS64
|
|
const int MIPS64_REGS_STORAGE_SIZE = offsetof(CPUMIPSState, tlb_table);
|
|
#else // MIPS32
|
|
const int MIPS_REGS_STORAGE_SIZE = offsetof(CPUMIPSState, tlb_table);
|
|
#endif
|
|
|
|
#ifdef TARGET_MIPS64
|
|
typedef uint64_t mipsreg_t;
|
|
#else
|
|
typedef uint32_t mipsreg_t;
|
|
#endif
|
|
|
|
static uint64_t mips_mem_redirect(uint64_t address)
|
|
{
|
|
// kseg0 range masks off high address bit
|
|
if (address >= 0x80000000 && address <= 0x9fffffff)
|
|
return address & 0x7fffffff;
|
|
|
|
// kseg1 range masks off top 3 address bits
|
|
if (address >= 0xa0000000 && address <= 0xbfffffff) {
|
|
return address & 0x1fffffff;
|
|
}
|
|
|
|
// no redirect
|
|
return address;
|
|
}
|
|
|
|
static void mips_set_pc(struct uc_struct *uc, uint64_t address)
|
|
{
|
|
CPUMIPSState *state = uc->cpu->env_ptr;
|
|
|
|
state->active_tc.PC = address;
|
|
}
|
|
|
|
|
|
void mips_release(void *ctx);
|
|
void mips_release(void *ctx)
|
|
{
|
|
TCGContext *tcg_ctx = (TCGContext *) ctx;
|
|
MIPSCPU *cpu = MIPS_CPU(tcg_ctx->uc, tcg_ctx->uc->cpu);
|
|
|
|
release_common(ctx);
|
|
g_free(cpu->env.tlb);
|
|
g_free(cpu->env.mvp);
|
|
g_free(tcg_ctx->tb_ctx.tbs);
|
|
}
|
|
|
|
void mips_reg_reset(struct uc_struct *uc)
|
|
{
|
|
CPUArchState *env = uc->cpu->env_ptr;
|
|
|
|
memset(env->active_tc.gpr, 0, sizeof(env->active_tc.gpr));
|
|
|
|
env->active_tc.PC = 0;
|
|
}
|
|
|
|
int mips_reg_read(struct uc_struct *uc, unsigned int *regs, void **vals, int count)
|
|
{
|
|
CPUState *mycpu = uc->cpu;
|
|
CPUMIPSState *state = &MIPS_CPU(uc, mycpu)->env;
|
|
int i;
|
|
|
|
for (i = 0; i < count; i++) {
|
|
unsigned int regid = regs[i];
|
|
void *value = vals[i];
|
|
if (regid >= UC_MIPS_REG_0 && regid <= UC_MIPS_REG_31) {
|
|
*(mipsreg_t *)value = state->active_tc.gpr[regid - UC_MIPS_REG_0];
|
|
} else {
|
|
switch(regid) {
|
|
default: break;
|
|
case UC_MIPS_REG_PC:
|
|
*(mipsreg_t *)value = state->active_tc.PC;
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int mips_reg_write(struct uc_struct *uc, unsigned int *regs, void *const *vals, int count)
|
|
{
|
|
CPUState *mycpu = uc->cpu;
|
|
CPUMIPSState *state = &MIPS_CPU(uc, mycpu)->env;
|
|
int i;
|
|
|
|
for (i = 0; i < count; i++) {
|
|
unsigned int regid = regs[i];
|
|
const void *value = vals[i];
|
|
if (regid >= UC_MIPS_REG_0 && regid <= UC_MIPS_REG_31) {
|
|
state->active_tc.gpr[regid - UC_MIPS_REG_0] = *(mipsreg_t *)value;
|
|
} else {
|
|
switch(regid) {
|
|
default: break;
|
|
case UC_MIPS_REG_PC:
|
|
state->active_tc.PC = *(mipsreg_t *)value;
|
|
// force to quit execution and flush TB
|
|
uc->quit_request = true;
|
|
uc_emu_stop(uc);
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
DEFAULT_VISIBILITY
|
|
#ifdef TARGET_MIPS64
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
void mips64_uc_init(struct uc_struct* uc)
|
|
#else
|
|
void mips64el_uc_init(struct uc_struct* uc)
|
|
#endif
|
|
#else // if TARGET_MIPS
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
void mips_uc_init(struct uc_struct* uc)
|
|
#else
|
|
void mipsel_uc_init(struct uc_struct* uc)
|
|
#endif
|
|
#endif
|
|
{
|
|
register_accel_types(uc);
|
|
mips_cpu_register_types(uc);
|
|
mips_machine_init(uc);
|
|
uc->reg_read = mips_reg_read;
|
|
uc->reg_write = mips_reg_write;
|
|
uc->reg_reset = mips_reg_reset;
|
|
uc->release = mips_release;
|
|
uc->set_pc = mips_set_pc;
|
|
uc->mem_redirect = mips_mem_redirect;
|
|
uc_common_init(uc);
|
|
}
|