mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-10-20 20:58:29 +02:00
04676ed074
The {IOE, DZE, OFE, UFE, IXE, IDE} bits in the FPSCR/FPCR are for
enabling trapped IEEE floating point exceptions (where IEEE exception
conditions cause a CPU exception rather than updating the FPSR status
bits). QEMU doesn't implement this (and nor does the hardware we're
modelling), but for implementations which don't implement trapped
exception handling these control bits are supposed to be RAZ/WI.
This allows guest code to test for whether the feature is present
by trying to write to the bit and checking whether it sticks.
QEMU is incorrectly making these bits read as written. Make them
RAZ/WI as the architecture requires.
In particular this was causing problems for the NetBSD automatic
test suite.
Backports commit a15945d98d3a3390c3da344d1b47218e91e49d8b from qemu
|
||
|---|---|---|
| .. | ||
| arm_ldst.h | ||
| arm-powerctl.c | ||
| arm-powerctl.h | ||
| cpu64.c | ||
| cpu-qom.h | ||
| cpu.c | ||
| cpu.h | ||
| crypto_helper.c | ||
| helper-a64.c | ||
| helper-a64.h | ||
| helper-sve.h | ||
| helper.c | ||
| helper.h | ||
| internals.h | ||
| iwmmxt_helper.c | ||
| kvm-consts.h | ||
| Makefile.objs | ||
| neon_helper.c | ||
| op_addsub.h | ||
| op_helper.c | ||
| pauth_helper.c | ||
| psci.c | ||
| sve_helper.c | ||
| sve.decode | ||
| translate-a64.c | ||
| translate-a64.h | ||
| translate-sve.c | ||
| translate.c | ||
| translate.h | ||
| unicorn_aarch64.c | ||
| unicorn_arm.c | ||
| unicorn.h | ||
| vec_helper.c | ||