mirror of
https://github.com/yuzu-emu/yuzu-android.git
synced 2024-12-02 05:04:16 +01:00
arm: dynarmic: Implement icache op handling for 'ic ivau' instruction
This commit is contained in:
parent
d20f91da11
commit
84eb3e7d02
@ -86,6 +86,24 @@ public:
|
|||||||
num_instructions, MemoryReadCode(pc));
|
num_instructions, MemoryReadCode(pc));
|
||||||
}
|
}
|
||||||
|
|
||||||
|
void InstructionCacheOperationRaised(Dynarmic::A64::InstructionCacheOperation op,
|
||||||
|
VAddr value) override {
|
||||||
|
constexpr u64 ICACHE_LINE_SIZE = 64;
|
||||||
|
u64 cache_line_start;
|
||||||
|
|
||||||
|
switch (op) {
|
||||||
|
case Dynarmic::A64::InstructionCacheOperation::InvalidateByVAToPoU:
|
||||||
|
cache_line_start = value & ~(ICACHE_LINE_SIZE - 1);
|
||||||
|
parent.InvalidateCacheRange(cache_line_start, ICACHE_LINE_SIZE);
|
||||||
|
return;
|
||||||
|
|
||||||
|
case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoU:
|
||||||
|
case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoUInnerSharable:
|
||||||
|
default:
|
||||||
|
LOG_DEBUG(Core_ARM, "Unprocesseed instruction cache operation");
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
void ExceptionRaised(u64 pc, Dynarmic::A64::Exception exception) override {
|
void ExceptionRaised(u64 pc, Dynarmic::A64::Exception exception) override {
|
||||||
switch (exception) {
|
switch (exception) {
|
||||||
case Dynarmic::A64::Exception::WaitForInterrupt:
|
case Dynarmic::A64::Exception::WaitForInterrupt:
|
||||||
|
Loading…
Reference in New Issue
Block a user