mirror of
https://github.com/yuzu-emu/yuzu.git
synced 2024-11-26 20:45:46 +01:00
Merge pull request #537 from bunnei/misc-shader
gl_shader_decompiler: Additional decodings, remove unused stuff from TEX
This commit is contained in:
commit
03f877919d
@ -390,6 +390,9 @@ class OpCode {
|
|||||||
public:
|
public:
|
||||||
enum class Id {
|
enum class Id {
|
||||||
KIL,
|
KIL,
|
||||||
|
BFE_C,
|
||||||
|
BFE_R,
|
||||||
|
BFE_IMM,
|
||||||
BRA,
|
BRA,
|
||||||
LD_A,
|
LD_A,
|
||||||
LD_C,
|
LD_C,
|
||||||
@ -444,6 +447,9 @@ public:
|
|||||||
FMNMX_C,
|
FMNMX_C,
|
||||||
FMNMX_R,
|
FMNMX_R,
|
||||||
FMNMX_IMM,
|
FMNMX_IMM,
|
||||||
|
IMNMX_C,
|
||||||
|
IMNMX_R,
|
||||||
|
IMNMX_IMM,
|
||||||
FSETP_C, // Set Predicate
|
FSETP_C, // Set Predicate
|
||||||
FSETP_R,
|
FSETP_R,
|
||||||
FSETP_IMM,
|
FSETP_IMM,
|
||||||
@ -454,6 +460,10 @@ public:
|
|||||||
ISETP_IMM,
|
ISETP_IMM,
|
||||||
ISETP_R,
|
ISETP_R,
|
||||||
PSETP,
|
PSETP,
|
||||||
|
XMAD_IMM,
|
||||||
|
XMAD_CR,
|
||||||
|
XMAD_RC,
|
||||||
|
XMAD_RR,
|
||||||
};
|
};
|
||||||
|
|
||||||
enum class Type {
|
enum class Type {
|
||||||
@ -565,6 +575,9 @@ private:
|
|||||||
std::vector<Matcher> table = {
|
std::vector<Matcher> table = {
|
||||||
#define INST(bitstring, op, type, name) Detail::GetMatcher(bitstring, op, type, name)
|
#define INST(bitstring, op, type, name) Detail::GetMatcher(bitstring, op, type, name)
|
||||||
INST("111000110011----", Id::KIL, Type::Flow, "KIL"),
|
INST("111000110011----", Id::KIL, Type::Flow, "KIL"),
|
||||||
|
INST("0100110000000---", Id::BFE_C, Type::Flow, "BFE_C"),
|
||||||
|
INST("0101110000000---", Id::BFE_R, Type::Flow, "BFE_R"),
|
||||||
|
INST("0011100-00000---", Id::BFE_IMM, Type::Flow, "BFE_IMM"),
|
||||||
INST("111000100100----", Id::BRA, Type::Flow, "BRA"),
|
INST("111000100100----", Id::BRA, Type::Flow, "BRA"),
|
||||||
INST("1110111111011---", Id::LD_A, Type::Memory, "LD_A"),
|
INST("1110111111011---", Id::LD_A, Type::Memory, "LD_A"),
|
||||||
INST("1110111110010---", Id::LD_C, Type::Memory, "LD_C"),
|
INST("1110111110010---", Id::LD_C, Type::Memory, "LD_C"),
|
||||||
@ -606,6 +619,9 @@ private:
|
|||||||
INST("0100110001100---", Id::FMNMX_C, Type::Arithmetic, "FMNMX_C"),
|
INST("0100110001100---", Id::FMNMX_C, Type::Arithmetic, "FMNMX_C"),
|
||||||
INST("0101110001100---", Id::FMNMX_R, Type::Arithmetic, "FMNMX_R"),
|
INST("0101110001100---", Id::FMNMX_R, Type::Arithmetic, "FMNMX_R"),
|
||||||
INST("0011100-01100---", Id::FMNMX_IMM, Type::Arithmetic, "FMNMX_IMM"),
|
INST("0011100-01100---", Id::FMNMX_IMM, Type::Arithmetic, "FMNMX_IMM"),
|
||||||
|
INST("0100110000100---", Id::IMNMX_C, Type::Arithmetic, "FMNMX_IMM"),
|
||||||
|
INST("0101110000100---", Id::IMNMX_R, Type::Arithmetic, "FMNMX_IMM"),
|
||||||
|
INST("0011100-00100---", Id::IMNMX_IMM, Type::Arithmetic, "FMNMX_IMM"),
|
||||||
INST("000001----------", Id::LOP32I, Type::Logic, "LOP32I"),
|
INST("000001----------", Id::LOP32I, Type::Logic, "LOP32I"),
|
||||||
INST("0100110001001---", Id::SHL_C, Type::Shift, "SHL_C"),
|
INST("0100110001001---", Id::SHL_C, Type::Shift, "SHL_C"),
|
||||||
INST("0101110001001---", Id::SHL_R, Type::Shift, "SHL_R"),
|
INST("0101110001001---", Id::SHL_R, Type::Shift, "SHL_R"),
|
||||||
@ -629,6 +645,10 @@ private:
|
|||||||
INST("010110110110----", Id::ISETP_R, Type::IntegerSetPredicate, "ISETP_R"),
|
INST("010110110110----", Id::ISETP_R, Type::IntegerSetPredicate, "ISETP_R"),
|
||||||
INST("0011011-0110----", Id::ISETP_IMM, Type::IntegerSetPredicate, "ISETP_IMM"),
|
INST("0011011-0110----", Id::ISETP_IMM, Type::IntegerSetPredicate, "ISETP_IMM"),
|
||||||
INST("0101000010010---", Id::PSETP, Type::PredicateSetPredicate, "PSETP"),
|
INST("0101000010010---", Id::PSETP, Type::PredicateSetPredicate, "PSETP"),
|
||||||
|
INST("0011011-00------", Id::XMAD_IMM, Type::Arithmetic, "XMAD_IMM"),
|
||||||
|
INST("0100111---------", Id::XMAD_CR, Type::Arithmetic, "XMAD_CR"),
|
||||||
|
INST("010100010-------", Id::XMAD_RC, Type::Arithmetic, "XMAD_RC"),
|
||||||
|
INST("0101101100------", Id::XMAD_RR, Type::Arithmetic, "XMAD_RR"),
|
||||||
};
|
};
|
||||||
#undef INST
|
#undef INST
|
||||||
std::stable_sort(table.begin(), table.end(), [](const auto& a, const auto& b) {
|
std::stable_sort(table.begin(), table.end(), [](const auto& a, const auto& b) {
|
||||||
|
@ -1112,13 +1112,11 @@ private:
|
|||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
case OpCode::Type::Memory: {
|
case OpCode::Type::Memory: {
|
||||||
const Attribute::Index attribute = instr.attribute.fmt20.index;
|
|
||||||
|
|
||||||
switch (opcode->GetId()) {
|
switch (opcode->GetId()) {
|
||||||
case OpCode::Id::LD_A: {
|
case OpCode::Id::LD_A: {
|
||||||
ASSERT_MSG(instr.attribute.fmt20.size == 0, "untested");
|
ASSERT_MSG(instr.attribute.fmt20.size == 0, "untested");
|
||||||
regs.SetRegisterToInputAttibute(instr.gpr0, instr.attribute.fmt20.element,
|
regs.SetRegisterToInputAttibute(instr.gpr0, instr.attribute.fmt20.element,
|
||||||
attribute);
|
instr.attribute.fmt20.index);
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
case OpCode::Id::LD_C: {
|
case OpCode::Id::LD_C: {
|
||||||
@ -1150,12 +1148,11 @@ private:
|
|||||||
}
|
}
|
||||||
case OpCode::Id::ST_A: {
|
case OpCode::Id::ST_A: {
|
||||||
ASSERT_MSG(instr.attribute.fmt20.size == 0, "untested");
|
ASSERT_MSG(instr.attribute.fmt20.size == 0, "untested");
|
||||||
regs.SetOutputAttributeToRegister(attribute, instr.attribute.fmt20.element,
|
regs.SetOutputAttributeToRegister(instr.attribute.fmt20.index,
|
||||||
instr.gpr0);
|
instr.attribute.fmt20.element, instr.gpr0);
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
case OpCode::Id::TEX: {
|
case OpCode::Id::TEX: {
|
||||||
ASSERT_MSG(instr.attribute.fmt20.size == 4, "untested");
|
|
||||||
const std::string op_a = regs.GetRegisterAsFloat(instr.gpr8);
|
const std::string op_a = regs.GetRegisterAsFloat(instr.gpr8);
|
||||||
const std::string op_b = regs.GetRegisterAsFloat(instr.gpr8.Value() + 1);
|
const std::string op_b = regs.GetRegisterAsFloat(instr.gpr8.Value() + 1);
|
||||||
const std::string sampler = GetSampler(instr.sampler);
|
const std::string sampler = GetSampler(instr.sampler);
|
||||||
@ -1168,7 +1165,7 @@ private:
|
|||||||
const std::string texture = "texture(" + sampler + ", coords)";
|
const std::string texture = "texture(" + sampler + ", coords)";
|
||||||
|
|
||||||
size_t dest_elem{};
|
size_t dest_elem{};
|
||||||
for (size_t elem = 0; elem < instr.attribute.fmt20.size; ++elem) {
|
for (size_t elem = 0; elem < 4; ++elem) {
|
||||||
if (!instr.tex.IsComponentEnabled(elem)) {
|
if (!instr.tex.IsComponentEnabled(elem)) {
|
||||||
// Skip disabled components
|
// Skip disabled components
|
||||||
continue;
|
continue;
|
||||||
@ -1181,7 +1178,6 @@ private:
|
|||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
case OpCode::Id::TEXS: {
|
case OpCode::Id::TEXS: {
|
||||||
ASSERT_MSG(instr.attribute.fmt20.size == 4, "untested");
|
|
||||||
const std::string op_a = regs.GetRegisterAsFloat(instr.gpr8);
|
const std::string op_a = regs.GetRegisterAsFloat(instr.gpr8);
|
||||||
const std::string op_b = regs.GetRegisterAsFloat(instr.gpr20);
|
const std::string op_b = regs.GetRegisterAsFloat(instr.gpr20);
|
||||||
const std::string sampler = GetSampler(instr.sampler);
|
const std::string sampler = GetSampler(instr.sampler);
|
||||||
|
Loading…
Reference in New Issue
Block a user