mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-10-21 14:38:16 +02:00
114 lines
3.0 KiB
C
114 lines
3.0 KiB
C
|
/*
|
||
|
* RISC-V translation routines for the RV64M Standard Extension.
|
||
|
*
|
||
|
* Copyright (c) 2016-2017 Sagar Karandikar, sagark@eecs.berkeley.edu
|
||
|
* Copyright (c) 2018 Peer Adelt, peer.adelt@hni.uni-paderborn.de
|
||
|
* Bastian Koppelmann, kbastian@mail.uni-paderborn.de
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
* under the terms and conditions of the GNU General Public License,
|
||
|
* version 2 or later, as published by the Free Software Foundation.
|
||
|
*
|
||
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
* more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public License along with
|
||
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
||
|
*/
|
||
|
|
||
|
|
||
|
static bool trans_mul(DisasContext *ctx, arg_mul *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_MUL, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_mulh(DisasContext *ctx, arg_mulh *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_MULH, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_mulhsu(DisasContext *ctx, arg_mulhsu *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_MULHSU, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_mulhu(DisasContext *ctx, arg_mulhu *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_MULHU, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_div(DisasContext *ctx, arg_div *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_DIV, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_divu(DisasContext *ctx, arg_divu *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_DIVU, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_rem(DisasContext *ctx, arg_rem *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_REM, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_remu(DisasContext *ctx, arg_remu *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_REMU, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
#ifdef TARGET_RISCV64
|
||
|
static bool trans_mulw(DisasContext *ctx, arg_mulw *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_MULW, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_divw(DisasContext *ctx, arg_divw *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_DIVW, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_divuw(DisasContext *ctx, arg_divuw *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_DIVUW, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_remw(DisasContext *ctx, arg_remw *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_REMW, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
|
||
|
static bool trans_remuw(DisasContext *ctx, arg_remuw *a)
|
||
|
{
|
||
|
REQUIRE_EXT(ctx, RVM);
|
||
|
gen_arith(ctx, OPC_RISC_REMUW, a->rd, a->rs1, a->rs2);
|
||
|
return true;
|
||
|
}
|
||
|
#endif
|