mothran
|
6b521e9e9b
|
update the sparc reg read/write to include o/l/i registers
|
2015-09-14 20:03:32 -07:00 |
|
mothran
|
85b3594c7c
|
Merge branch 'master' of github.com:unicorn-engine/unicorn into sparc_regs
|
2015-09-14 19:57:23 -07:00 |
|
Nguyen Anh Quynh
|
3f726d1c57
|
chmod +x regress/sparc64.py
|
2015-09-14 09:46:05 +07:00 |
|
mothran
|
7dc41a8e4e
|
update the regwptr upon reset
|
2015-09-13 18:10:28 -07:00 |
|
Nguyen Anh Quynh
|
507fc4dab7
|
Merge pull request #137 from mothran/sparc64_crash
added the sparc64 crash regression
|
2015-09-13 09:34:20 +08:00 |
|
mothran
|
2789e7951b
|
added the sparc64 crash regression
|
2015-09-12 10:35:50 -07:00 |
|
mothran
|
657a6c3e25
|
modified the sparc reg get/set functions to use the current reg window ptr
|
2015-09-12 10:29:35 -07:00 |
|
mothran
|
afecfee565
|
added SPARC sp / fp registers, also updated uint32_t's to uint64_t's in SPARC64
|
2015-09-10 23:20:52 -07:00 |
|
Nguyen Anh Quynh
|
548355acca
|
sparc: do not accept BIGENDIAN mode in samples. more sanity check should be done in the core
|
2015-09-11 14:02:27 +08:00 |
|
Nguyen Anh Quynh
|
b306fa65bd
|
Merge pull request #135 from lunixbochs/test-133
add test for #133
|
2015-09-10 01:17:15 +08:00 |
|
Ryan Hileman
|
586d5ca9f8
|
add test for #133
|
2015-09-09 08:27:13 -07:00 |
|
Nguyen Anh Quynh
|
113245e12a
|
fix some comments in unicorn.h
|
2015-09-09 17:00:00 +08:00 |
|
Nguyen Anh Quynh
|
39ac1bcb4e
|
rename UC_ERR_INVAL to UC_ERR_ARG
|
2015-09-09 16:54:47 +08:00 |
|
Nguyen Anh Quynh
|
d7ef204398
|
rename error codes ERR_MEM_READ, ERR_MEM_WRITE, ERR_MEM_FETCH
|
2015-09-09 16:25:48 +08:00 |
|
Nguyen Anh Quynh
|
d3d38d3f21
|
handle read/write/fetch from unaligned addresses. this adds new error codes UC_ERR_READ_UNALIGNED, UC_ERR_WRITE_UNALIGNED & UC_ERR_FETCH_UNALIGNED
|
2015-09-09 15:52:15 +08:00 |
|
Nguyen Anh Quynh
|
6b52be24a3
|
fix regress/mips_except.py
|
2015-09-09 15:32:31 +08:00 |
|
Nguyen Anh Quynh
|
18b6680e96
|
mips: disable debug output
|
2015-09-08 23:56:25 +08:00 |
|
Nguyen Anh Quynh
|
99379e92e9
|
Merge pull request #131 from lunixbochs/mips-exception
add regress for #130
|
2015-09-08 15:47:53 +08:00 |
|
Ryan Hileman
|
d134c62366
|
add regress for #130
|
2015-09-08 00:44:14 -07:00 |
|
Nguyen Anh Quynh
|
09c66f2183
|
Merge pull request #129 from lunixbochs/master
refactor Go bindings to be more idiomatic
|
2015-09-08 15:32:13 +08:00 |
|
Ryan Hileman
|
9a0d80b84c
|
refactor Go bindings to be more idiomatic
|
2015-09-08 00:04:27 -07:00 |
|
Nguyen Anh Quynh
|
fda17cd377
|
java: rename UC_MEM_EXE to UC_MEM_FETCH
|
2015-09-08 12:57:40 +08:00 |
|
Nguyen Anh Quynh
|
7a5d790ade
|
rename UC_MEM_EXE to UC_MEM_FETCH
|
2015-09-08 12:55:56 +08:00 |
|
Nguyen Anh Quynh
|
d9f4e3f56b
|
Merge pull request #128 from lunixbochs/no-go-uc
go binding updates
|
2015-09-08 11:14:29 +08:00 |
|
Ryan Hileman
|
7beb90ca95
|
remove UC_ prefix for go binding consts
|
2015-09-07 19:25:13 -07:00 |
|
Ryan Hileman
|
185b7a7cef
|
fix Go types on uc_mem_read() and uc_mem_write()
|
2015-09-07 19:25:04 -07:00 |
|
Nguyen Anh Quynh
|
1724fabb05
|
add shebang for regress/sparc_reg.py
|
2015-09-08 09:14:22 +08:00 |
|
Nguyen Anh Quynh
|
74c2b05144
|
Merge pull request #127 from lunixbochs/test-126
add regress for #126
|
2015-09-08 09:10:43 +08:00 |
|
Ryan Hileman
|
5f6c475479
|
add regress for #126
|
2015-09-07 18:08:05 -07:00 |
|
Nguyen Anh Quynh
|
c1dd9fbfdf
|
arm64: handle SP register. this fixes issue #122
|
2015-09-08 08:40:42 +08:00 |
|
Nguyen Anh Quynh
|
4e9af41345
|
Merge pull request #121 from cseagle/java_dev
update java binding to follow api change of uc_mem_read and uc_mem_write
|
2015-09-08 08:08:02 +08:00 |
|
Nguyen Anh Quynh
|
6085cd8046
|
Merge pull request #124 from lunixbochs/test-122
add test for #122
|
2015-09-08 08:07:18 +08:00 |
|
Nguyen Anh Quynh
|
38817ee9cd
|
Merge pull request #125 from lunixbochs/test-118
add test for #118
|
2015-09-08 08:05:12 +08:00 |
|
Ryan Hileman
|
756b4ccfd6
|
add test for #118
|
2015-09-07 14:41:55 -07:00 |
|
Ryan Hileman
|
e07d74ef16
|
add test for #122
|
2015-09-07 14:40:18 -07:00 |
|
Chris Eagle
|
1843a96321
|
update jave binding to follow apit change of uc_mem_read and uc_mem_write
|
2015-09-07 14:12:43 -07:00 |
|
Nguyen Anh Quynh
|
39f4ee88ce
|
Merge pull request #116 from JonathonReinhart/use-void-ptrs
change mem read/write APIs to use void*
|
2015-09-08 01:52:27 +08:00 |
|
Jonathon Reinhart
|
bd30d0a275
|
regress: remove (uint8_t*) casts to mem API calls
These casts are now unnecessary.
|
2015-09-07 13:22:26 -04:00 |
|
Jonathon Reinhart
|
2c0556826f
|
samples: remove (uint8_t*) casts to mem API calls
These casts are now unnecessary.
|
2015-09-07 13:09:05 -04:00 |
|
Nguyen Anh Quynh
|
6c132bc673
|
arm: fix #114 by enabling cortex-a15 model. FIXME: enable this on demand with an API
|
2015-09-08 01:08:37 +08:00 |
|
Jonathon Reinhart
|
f6cecf45d2
|
change mem read/write APIs to use void*
Don't force the user to use uint8_t pointers, or cast their
pointers-to-other-objects to uint8_t* when calling these APIs.
|
2015-09-07 12:44:03 -04:00 |
|
Nguyen Anh Quynh
|
3ac8615cbb
|
arm: handle invalid instruction. this fixes issue #114
|
2015-09-08 00:43:09 +08:00 |
|
Nguyen Anh Quynh
|
2b4caeed37
|
regress: add shebang for arm_movr12_hang.py
|
2015-09-08 00:13:19 +08:00 |
|
Nguyen Anh Quynh
|
22dd0bd471
|
Merge pull request #115 from lunixbochs/master
add regression for #114
|
2015-09-08 00:04:12 +08:00 |
|
Ryan Hileman
|
c73149d581
|
add regression for #114
|
2015-09-07 08:57:28 -07:00 |
|
Nguyen Anh Quynh
|
9e4ed32e8a
|
x86: handle SYSCALL even if there is no handler
|
2015-09-07 10:19:45 +08:00 |
|
Nguyen Anh Quynh
|
a166c24f8e
|
x86: correct EIP of INT instruction by updating it only after calling interrupt handler
|
2015-09-06 14:58:11 +08:00 |
|
Nguyen Anh Quynh
|
cf00345d65
|
Merge pull request #112 from lunixbochs/master
update go bindings for type changes
|
2015-09-05 23:28:55 +08:00 |
|
Ryan Hileman
|
70c42731c2
|
update go bindings for type changes
|
2015-09-05 06:56:11 -07:00 |
|
Nguyen Anh Quynh
|
f9d8387175
|
update .gitignore
|
2015-09-05 11:26:39 +08:00 |
|