Peter Maydell a897ee919b target-arm: v7M: ignore writes to CONTROL.SPSEL from Thread mode ... For v7M, writes to the CONTROL register are only permitted for privileged code. However even if the code is privileged, the write must not affect the SPSEL bit in the CONTROL register if the CPU is in Thread mode (as documented in the pseudocode for the MSR instruction). Implement this, instead of permitting SPSEL to be written in all cases. This was causing mbed applications not to run, because the RTX RTOS they use relies on this behaviour. Backports commit 792dac309c8660306557ba058b8b5a6a75ab3c1f from qemu		2018-03-04 13:04:20 -05:00
..
arm_ldst.h	Fix Thumb-1 BE32 execution and disassembly.	2018-03-02 00:20:11 -05:00
arm-powerctl.c	ARM: Factor out ARM on/off PSCI control functions	2018-03-01 23:31:47 -05:00
arm-powerctl.h	ARM: Factor out ARM on/off PSCI control functions	2018-03-01 23:31:47 -05:00
cpu64.c	target-arm: Enable EL2 feature bit on A53 and A57	2018-03-01 23:36:44 -05:00
cpu-qom.h
cpu.c	target/arm: Don't store M profile PRIMASK and FAULTMASK in daif	2018-03-04 12:56:29 -05:00
cpu.h	target/arm: Don't store M profile PRIMASK and FAULTMASK in daif	2018-03-04 12:56:29 -05:00
crypto_helper.c
helper-a64.c
helper-a64.h
helper.c	target-arm: v7M: ignore writes to CONTROL.SPSEL from Thread mode	2018-03-04 13:04:20 -05:00
helper.h
internals.h	target/arm: Use MMUAccessType enum rather than int	2018-03-04 12:45:56 -05:00
iwmmxt_helper.c
kvm-consts.h	arm: better stub version for MISMATCH_CHECK	2018-03-02 00:13:45 -05:00
Makefile.objs	ARM: Factor out ARM on/off PSCI control functions	2018-03-01 23:31:47 -05:00
neon_helper.c
op_addsub.h
op_helper.c	target/arm: Don't trap WFI/WFE for M profile	2018-03-04 12:46:37 -05:00
psci.c	target/arm/psci.c: If EL2 implemented, start CPUs in EL2	2018-03-01 23:34:57 -05:00
translate-a64.c	target/arm: Require alignment for load exclusive	2018-03-04 01:53:04 -05:00
translate.c	target/arm: Make arm_cpu_dump_state() handle the M-profile XPSR	2018-03-04 12:58:56 -05:00
translate.h	tcg: Pass generic CPUState to gen_intermediate_code()	2018-03-03 23:34:18 -05:00
unicorn_aarch64.c
unicorn_arm.c
unicorn.h