mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-10-20 12:48:22 +02:00
b6f752970b
This ports over the RISC-V architecture from Qemu. This is currently a very barebones transition. No code hooking or any fancy stuff. Currently, you can feed it instructions and query the CPU state itself. This also allows choosing whether or not RISC-V 32-bit or RISC-V 64-bit is desirable through Unicorn's interface as well. Extremely basic examples of executing a single instruction have been added to the samples directory to help demonstrate how to use the basic functionality.
14 lines
340 B
C
14 lines
340 B
C
/* Unicorn Emulator Engine */
|
|
/* By Nguyen Anh Quynh <aquynh@gmail.com> */
|
|
|
|
#ifndef UC_QEMU_TARGET_RISCV_H
|
|
#define UC_QEMU_TARGET_RISCV_H
|
|
|
|
void riscv32_uc_init(struct uc_struct *uc);
|
|
void riscv64_uc_init(struct uc_struct *uc);
|
|
|
|
extern const int RISCV32_REGS_STORAGE_SIZE_riscv32;
|
|
extern const int RISCV64_REGS_STORAGE_SIZE_riscv64;
|
|
|
|
#endif
|